

AMENDMENT TO CLAIMS

The listing of claims will replace all prior versions, and listings of claims in the application.

Listing of Claims:

Claims 1-9 (Cancelled).

Claim 10 (Currently amended) A transistor, composing,
a first conducting structure upon a substrate;
a second conducting structure upon said substrate, with the
projection of said second conducting structure onto said substrate
intersecting the projection of said first conducting structure onto said
substrate;

a third conducting structure upon said substrate contacting with
said first conducting structure, with the projection of said third
conducting structure onto said substrate completely inside said
projection of said second conducting structure onto said substrate;
and

a fourth conducting structure upon said substrate, with the
projection of said fourth conducting structure onto said substrate
separated from said projection of said first and said third conducting
structure onto said substrate, said projection of said fourth
conducting structure onto said substrate completely inside said
projection of said second conducting structure onto said substrate;
and said projection of said fourth conducting structure onto said
substrate approximately parallel to said projection of said third
conducting structure onto said substrate at least seven times longer
than said side of said projection of said fourth conducting structure

onto said substrate approximately parallel to said projection of said first conducting structure onto said substrate.

Claim 11 (original) The transistor as set forth in Claim 10, wherein the side of said projection of said fourth conducting structure onto said substrate approximately parallel to said projection of said third conducting structure onto said substrate far longer than the side of said projection of said fourth conducting structure onto said substrate approximately parallel to said projection of said first conducting structure onto said substrate.

Claim 12 (cancelled).

Claim 13 (original) The transistor as set forth in Claim 10, further comprising a fifth conducting structure upon said substrate contacting with said fourth conducting structure, with the projection of said fifth conducting structure onto said substrate separated from said projection of said first and said third conducting structure onto said substrate, said projection of said fifth conducting structure onto said substrate at least partly inside said projection of said second conducting structure onto said substrate, said projection of said fifth and said third conducting structure onto said substrate on the opposite sides of said projection of said fourth conducting structure onto said substrate, and the side of said projection of said fourth conducting structure onto said substrate facing said projection of said fifth conducting structure onto said substrate only partly contacting with said projection of said fifth conducting structure onto said substrate.

Claim 14 (original) The transistor as set forth in Claim 13, wherein the area of said projection of said fourth conducting structure onto said substrate far larger than that of the overlap between said projection of said fifth and said second conducting structure.

Claim 15 (original) The transistor as set forth in Claim 10, further comprising a semiconductor layer upon said substrate electrically coupling with said third and said fourth conducting structure, with the projection of said semiconductor layer onto said substrate completely inside said projection of said second conducting structure onto said substrate.

Claims 16-20 (cancelled).